

Ultra Low-Latency 25Gbit/s Ethernet MAC

CT1025-25GMAC - Product Brief - Version 1.1 – 5th July 2017



The Chevin Technology 25GMAC IP core provides Ultra Low-Latency 25Gbit/s Ethernet connectivity in Xilinx Virtex® UltraScale™ FPGAs. The 25GMAC can be integrated into customers' products with an external or internal PCS, however we recommend using Chevin Technology's 25GPCS for simplified integration and lowest possible latency. The application side of the 25GMAC can be driven by any logic that generates and decodes Ethernet frames. The MAC manages frame timing, CRC32 Checksum insertion and generation, and manages the lower layer fault handling and 25GMII interface coding. Flow control provides back pressure to peer node and is handled automatically by the MAC in both directions independently. A detailed statistics block provides a running count of frames sent and received with individual 64bit counters for different frame sizes, types and checksum errors. Achieve smoother, faster integration with the Chevin Technology reference design on an AlphaData boards; ADM-PCIE-8V3, ADM-PCIE-9V3, Xilinx Virtex® UltraScale™ and UltraScale+™ development boards. Use standard software TCP/UDP tools when integrated with Chevin Technology's XGTCP or XGUDP IP cores.

Key Features


- Designed to IEEE 802.3-2008 Specification
- Low Latency 20.5 ns
- Integrated FCS CRC32 check/generate
- Small Footprint, 2680 LUTs
- Flow Control option with Pause packets
- Programmable max frame length
- Reconciliation Layer -Local /Remote Faults
- Programmable Inter Frame Gap
- Deficit Idle Count for maximum throughput
- Cut-through mode for lowest latency
- Store-and-forward for minimum app load
- MAC address filtering options
- Detailed traffic analysis statistics collection

Latency Figures

First byte App IF to first byte 25GMII	12.8ns
First byte 25GMII to first byte App IF	7.7ns
Full Round trip time, including MAC/PCS/PMA	
AppTX -> SFP+ (wire) -> AppRX	128 ns

FPGA Resource Figures

25GMAC - Cut-through	2680 LUTs
Options: Store & Forward	4 BRAMs



Deliverables

- Encrypted RTL/VHDL source code for simulation
- Encrypted compiled netlist
- Datasheet & User Guide to assist integration
- Reference Designs for Alpha-Data boards
ADM-PCIE-8V3, ADM-PCIE-9V3
- Simulation Test bench
- Build scripts for Vivado
- Support for integration into FPGA



Suite 1, 14A The Grove, Ilkley,
LS29 9EG, West Yorkshire, UK
Phone: +44 1943 601 700
Email: ip@chevintechology.com
www.chevintechology.com

25Gbit/s Ethernet MAC


25GMAC - Integration in FPGA

Integration is made simple using the reference design, which includes the PCS function and a block for UDP/ICMP/ARP.

The UDP based host interface allows control and configuration of the 25GMAC registers and statistics block. The reference design documentation describes how to add constraints and build the MAC block into your application.

The 64bit 25GMII interface connects directly to any 25GMII compatible PHY, preferably utilizing Virtex® UltraScale™ devices that are 25Gbit capable. This combination provides the lowest possible latency, power, board size and cost, and the best overall performance.

We recommend pairing the 25GMAC with Chevin Technology's 25GPCS, an ultra-low-latency 25GBASE-R block for SFP28 DA copper cable or Fiber connection. The application side connects directly to user logic which can be user logic FIFOs to AXI4 standard interfaces, or shared via an arbiter to other stack layers such as TCP/IP, UDP/IP, ICMP and ARP, also supplied by Chevin Technology, for a more integrated FPGA solution.



Chevin Technology IP



10G PCS/PMA

10G LL MAC & PCS/PMA

10G UDP & TCP



25G MAC

25G PCS/PMA

25G LLMAC & PCS/PMA



SATAv3.2 - 1.5/3/6Gbit/s
SSD Host Ctrl



25G UDP, 25G TCP

XGTCP - 10Gbit/s TCP Server/Client

XGUDP - 10Gbit/s UDP Server/Client

XGICMP/ARP - 10Gbit/s support library

XGUDT4 - 10Gbit/s UDT4 Server

Markets

- Finance
- Telecoms
- Broadcast
- Defense/ Government
- Oil and Gas

Applications

- Trade execution & monitoring
- Data Storage & Capture systems
- HPC / Big Data systems
- Signal processing systems
- Data Mining

Suite 1, 14A The Grove, Ilkley,
LS29 9EG, West Yorkshire, UK
Phone: +44 1943 601 700
Email: ip@chevintechology.com
www.chevintechology.com